Reconfigurable and scalable architecture of a system for digital processing of broadband radar signals

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

A reconfigurable and scalable architecture of systems for digital processing and synthesis of broadband radar signals is studied. The design of a radar with this architecture and a bandwidth of the synthesized and processed signals of 1.5 GHz is considered. The potential to adjust the radar parameters independently on the basis of the system-level analysis of the architecture and by working over the issues of its implementation is demonstrated. The architecture relies on specialized methods for digital signal processing with programmable logic and parallel processing.

作者简介

I. Pozdnyakov

OOO Klastek

编辑信件的主要联系方式.
Email: iu.pozdnyakov@gmail.com
俄罗斯联邦, Zelenograd, 124498

G. Turkanov

OOO Klastek

Email: iu.pozdnyakov@gmail.com
俄罗斯联邦, Zelenograd, 124498

D. Negrov

OOO Klastek

Email: iu.pozdnyakov@gmail.com
俄罗斯联邦, Zelenograd, 124498

补充文件

附件文件
动作
1. JATS XML

版权所有 © Pleiades Publishing, Inc., 2017