Отправить статью по E-mail Computing Observability of Gates in Combinational Logic Circuits by Bit-Parallel Simulation
- Авторы: Telpukhov D.V.1, Nadolenko V.V.2, Gurov S.I.3
-
Учреждения:
- Head of the ICDM Department, Institute for Design Problems in Microelectronics (IPPM RAS)
- Institute for Design Problems in Microelectronics (IPPM RAS)
- Faculty of Computational Mathematics and Cybernetics, Lomonosov Moscow State University
- Выпуск: Том 30, № 2 (2019)
- Страницы: 177-190
- Раздел: Article
- URL: https://ogarev-online.ru/1046-283X/article/view/247865
- DOI: https://doi.org/10.1007/s10598-019-09445-y
- ID: 247865
Цитировать
Открытый доступ
Доступ предоставлен
Только для подписчиков
Аннотация
The article considers vector computation methods (bit-parallel simulation) for determining the observability of combinational logic gates. The computations produce an ODC (observability don’t care) set of all gates for a given set of circuit states. These results make it possible to evaluate the probability of logical masking of a random circuit fault. The methods are compared by accuracy and time costs using testing results for ISCAS ’85 benchmark circuits.
Ключевые слова
Об авторах
D. Telpukhov
Head of the ICDM Department, Institute for Design Problems in Microelectronics (IPPM RAS)
Автор, ответственный за переписку.
Email: nofrost@inbox.ru
Россия, Moscow
V. Nadolenko
Institute for Design Problems in Microelectronics (IPPM RAS)
Email: nofrost@inbox.ru
Россия, Moscow
S. Gurov
Faculty of Computational Mathematics and Cybernetics, Lomonosov Moscow State University
Email: nofrost@inbox.ru
Россия, Moscow
Дополнительные файлы
